



PROOFS, September 13, 2012

Toward Formal Design of Cryptographic Processors Based on Galois Field Arithmetic

Naofumi Homma

Tohoku University, Japan


GSIS, TOHOKU UNIVERSITY

Formal processor design?


Front-end design

```
module SD_MULTIPLIER(P, X,  
Y);  
output TC; P;  
output [0:4] A; Y;  
constraint begin  
  F.high = 15; F.low = 0;  
  X.high = 7; X.low = 0;  
  Z.high = 7; Z.low = 0;  
end  
assertion P = X * Y;  
structure begin  
  wire S04 [0:3];  
  wire S02 [0:1];  
  wire S01 [0];  
  constraint begin  
    B.high = 3; B.low = 0;  
    F.high = 4; F.low = 0;  
    for [i] begin  
      F[i].high = F[i];  
    end  
    F.high = 15; F.low = 0;  
  end  
  B00TH_ENCODE O0 (B,Y);  
  F02 ACCUMULATE O0 (F,S01);  
  S00C O0 (S01);  
end  
endmodule
```

Specification
System/Architecture
Functional simulation



Back-end design



Logic synthesis
Place and route
Clock tree synthesis

...

- Formal description and verification at **front-end design**
- Goal: circuit description whose function is completely guaranteed

References

- N. Homma et. al., “A Formal Approach to Designing Cryptographic Processors Based on $GF(2^m)$ Arithmetic Circuits,” IEEE Transactions on Information Forensics & Security, February 2012.
- Kazuya Saito, et. al., “A Formal Approach to Designing Arithmetic Circuits over Galois Fields Using Symbolic Computer Algebra,” The 17th Workshop on Synthesis And System Integration of Mixed Information technologies, March 2012.
- Kazuya Saito, et. al., “A Graph-Based Approach to Designing Multiple-Valued Arithmetic Algorithms,” The 41st International Symposium on Multiple Valued Logic, May 2011.

Outline

- Why formal design?
- Galois-Field Arithmetic Circuit Graph: GF-ACG
- Formal verification using computer algebra
- Application to AES processor design
- Conclusions

Arithmetic circuits over Galois fields

- Demands of high security and reliable systems
 - Cryptography, Error correction code
 - Arithmetic operations over
Galois Fields (GF)
 - **ASIC implementation**



GFs used in the ISO/IEC18033 standard cryptosystems

Public key ciphers		Symmetric key ciphers			
		Block ciphers		Stream ciphers	
ECIES-KEM	PSEC-KEM	AES	Camellia	MUGI	SNOW2.0
GF(2 ¹⁶⁰)~, GF(p) (log ₂ p>160)		GF(2 ⁸)	GF(2 ⁸), GF((2 ⁴) ²)	GF(2 ⁸)	GF((2 ⁸) ⁴)

Difficulties in designing GF arithmetic circuits

Design issues

- Lowest level description using **logical expressions**
 - GF arithmetic is not supported in high-level design environments
 - Describe any basic operation by gates
 - Huge AND-XOR expressions
- Huge simulation times due to long operands
 - Impossible to simulate all input patterns in practical applications
 - Monte Carlo Test assuming no corner-case
- **Test bench program might include a bug**
 - Not intuitive, Hard to visual confirmation

Necessity of complete verification

- Any corner case is not allowed in critical systems
 - Software in critical system is usually verified formally
- Complete verification is in high demand for cryptographic hardware
 - Variety of circuit architectures
 - Optimizations depending on specifications
 - Countermeasures against physical attacks
 - e.g. Architectures for SubBytes and Mixcolumns in AES:
Table S-box (Enc), Composite-field S-box (Enc), Composite-field inversion (Enc), Composite S-box (Enc+Dec), Mix+InvMix, Composite-field InvMix+InvAffine, S-box with random masking, Mix with random masking...
 - Bugs (or initial failures) in crypto processors could severely compromise the security [CRYPTO '08]

Formal verification of arithmetic circuits


- **Formal verification**: **Mathematically** check the equivalence between specification and circuit description

- Conventional methods for **integer** arithmetic circuits


- Decision diagrams
- Moment diagrams

Word-level DDs, *BMDs

- Not suitable or not applicable for describing GF arithmetic circuits







Binary
Decision
Diagram
(BDD)



*Binary
Moment
Diagram
(*BMD)

Example of BDD for GF(2⁴) multiplier

$$Z[3:0] = X[3:0] \times Y[3:0]$$




Conventional works for GF arithmetic circuits

- Formal verification of $GF(2^m)$ circuits [Morioka '01]
 - Positive Polarity Reed-Muller (PPRM) representation for equivalence checking
 - Successful verification of decoder in ECC circuit
- Extension to $GF((2^m)^n)$ arithmetic [Mukhopadhyay '07]
 - Hierarchical design approach
- Formal verification of AES software [Slobodova '08]
 - Verification on extended CPU instruction set

This work

- Formal design of $GF(p^m)$ arithmetic circuits and its application to cryptographic hardware design
 - **Arithmetization** + Hierarchical design approach
 - GF-ACG: Galois-Field Arithmetic Circuit Graph
 - Formal verification using computer algebra



Outline

- Why formal design?
- Galois-Field Arithmetic Circuit Graph: GF-ACG
- Formal verification using computer algebra
- Application to AES processor design
- Conclusions

Extension fields

- Galois field of order p^m : $GF(p^m)$ p : prime number
- Each element is a polynomial over $GF(p)$
- Addition and multiplication are performed modulo irreducible polynomial IP of degree m
 - e.g., $GF(2^2) = \{0, 1, \beta, \beta + 1\}$ $IP = \beta^2 + \beta + 1$

Addition over $GF(2^2)$


+	0	1	β	$\beta+1$
0	0	1	β	$\beta+1$
1	1	0	$\beta+1$	β
β	β	$\beta+1$	0	1
$\beta+1$	$\beta+1$	β	1	0

Multiplication over $GF(2^2)$

×	0	1	β	$\beta+1$
0	0	0	0	0
1	0	1	β	$\beta+1$
β	0	β	$\beta+1$	1
$\beta+1$	0	$\beta+1$	1	β

Basic ideas to represent GF arithmetic circuits

- **Arithmetization** of all internal sub-functions in a GF circuit by **variables and equations over GFs**



- Any function including logic functions can be represented by arithmetic equations over GFs

- **Hierarchical design approach**

- Arithmetic circuits usually consist of sub-circuits that themselves compute arithmetic functions

How can we represent GFs formally?

■ Integer (e.g. binary number system)

e.g., $\{0, 1, 2, 3, \dots\} = \{(00)_2, (01)_2, (10)_2, (11)_2, \dots\}$

□ Represented with **Weight** and **Digit-set vector**

$$\begin{array}{ccc} & \parallel & \parallel \\ & & \\ (\dots, 2^2, 2^1, 2^0) & & (\dots, \{0, 1\}, \{0, 1\}, \{0, 1\}) \end{array}$$

■ Galois field (e.g. $GF(2^2)$)

e.g., $\{0, 1, \beta, \beta+1\} = \{(00)_{GF}, (01)_{GF}, (10)_{GF}, (11)_{GF}\}$

□ Represented with **Basis** and **Coefficient-set vector**

$$\begin{array}{ccc} & \parallel & \parallel \\ & & \\ (\beta^{m-1}, \dots, \beta^1, \beta^0) & & (\{0, 1\}, \dots, \{0, 1\}, \{0, 1\}) \end{array}$$

□ **Irreducible polynomial** is required to define operations

Variables associated with Galois fields

- Galois field: $GF=(\mathbf{B}, \mathbf{C}, IP)$

\mathbf{B} : basis, \mathbf{C} : coefficient-set vector, IP : irreducible polynomial

- GF variables defined by GF and degree range (h, l)

e.g., GF variable x over $GF(2^4)$

$$GF(2^4) = ((\beta^3, \beta^2, \beta^1, \beta^0), (\{0,1\}, \{0,1\}, \{0,1\}, \{0,1\}), \beta^4 + \beta^1 + \beta^0)$$

degree range

$$(h, l) = (1, 0)$$

$$x \in \{0,1, \beta, \beta + 1\} = (GF(2^4), (1,0))$$

GF-ACG: Galois Field Arithmetic Circuit Graph

GF-ACG: $G = (N, E)$

■ N : set of nodes

□ Node: $n = (F, G')$

– F : function (GF equation)

– G' : internal structure

(GF-ACG)


■ E : set of directed edges

□ Directed edge: $e = (n_s, n_d, x)$

– n_s : source node

– n_d : destination node


– x : GF variable



Hierarchical design approach

- Find hierarchical structure in arithmetic circuits

e.g., GF(2²) multiplier



**Highest
level**



**Lowest
level**

Logic gates by GF-ACG

- Pseudo logic variable
 - GF variable on a GF(2)

$$GF(2) = ((\beta^0), (\{0, 1\}), nil)$$

- Representation of logic functions

$$\text{NOT}(u) = 1 - u$$

$$\text{OR}(u, v) = u + v - uv$$

$$\text{AND}(u, v) = uv$$

$$\text{XOR}(u, v) = u + v - 2uv$$

$$u, v = (\text{Logic}, (0,0), nil)$$


Idempotent conditions
(property of logic signals):
 $v^2 = v, u^2 = u$

Examples of logic gates

■ AND gate

$$GF(2) = ((\beta^0), (\{0,1\}), nil)$$


$$x, y, z \in (GF(2), (0,0))$$



■ XOR gate

$$GF(2) = ((\beta^0), (\{0,1\}), nil)$$

$$x, y, z \in (GF(2), (0,0))$$



Logic circuit has no internal structure because the function is guaranteed by LSI manufacturer

Encoding function for $GF(p)$ arithmetic

■ Mapping from GF variables to logic variables

Example of $x \in GF(2)$

GF(2)	Logic
0	0
1	1

Example of $x \in GF(3)$

GF(3)	Logic
0	00
1	01
2	10

$$x = L_0$$

L_0, L_1 : Pseudo logic variables

$$\begin{cases} x = (L_1 - 1) L_0 + 2L_1 (L_0 - 1) \\ L_1 L_0 = 0 \end{cases}$$


There are lowest-level nodes having encoding functions to transform GF and logic variables

Outline

- Why formal design?
- Galois-Field Arithmetic Circuit Graph: GF-ACG
- Formal verification using computer algebra
- Application to AES processor design
- Conclusions


Functional verification of arithmetic circuits

- **Formal verification:** Formally (**mathematically**) check the equivalence between specification and implementation



Formal verification of GF-ACGs




- Function is correct if the same function is derived from internal structure





Solve simultaneous algebraic equations for each node

Example of verification

Highest level




Lowest level



Hierarchical verification for each function and internal structure

Method for solving simultaneous equations



Ideal

- Ideal: Set of polynomials generated by a finite set of polynomials $P = \{p_0, p_1, \dots, p_{n-1}\}$

$$I = \{a_0 p_0 + a_1 p_1 + \dots + a_{n-1} p_{n-1} \mid a_0, a_1, \dots, a_{n-1} \in R[x]\}$$

$R[x]$: set of entire polynomials, P : basis of ideal

- Equivalent to solutions of simultaneous equations in P

- Solution for ideal membership problem using polynomial reduction

1. Divide a polynomial f by the element of P repeatedly to get remainder r

$$f = q_0 p_0 + \dots + q_{n-1} p_{n-1} + r \quad (q_0, \dots, q_{n-1}: \text{quotients})$$

2. f is an element of an ideal I if $r = 0$

Polynomial reduction

- Eliminate maximal term (or head term) repeatedly according to term ordering

e.g.

$$f = x^2 + 3xy + 2y^2 - z$$


$$P = \{ p_0, p_1, p_2 \}$$

$$p_0 = ab - z$$

$$p_1 = x + y - a$$

$$p_2 = x + 2y - b$$


ordering: $x > y > a > b > z$



Reduction result depends on reduction procedure

Gröbner basis

- Basis with good property (**Church-Rosser property**)
 - Reduction result is canonical
 - f is an element of an ideal \Leftrightarrow Reduction result is 0
 - Obtained from arbitrarily basis by finite steps (Buchberger's algorithm)



Ideal membership problem is solved by
polynomial reduction on computer

Polynomial reduction using Gröebner basis

- The reduction result can be uniquely determined
- If the result is 0, f can be represented by a combination of elements in P


$$f = x^2 + 3xy + 2y^2 - z$$

$$G = \{g_1, g_2, g_3\}$$

$$g_1 = ab - z$$

$$g_2 = y + a - b$$

$$g_3 = x - 2a + b$$




$$f = g_1 + (4a - b + 2y)g_2 + (x + 3y + 2a - b)g_3$$

Proposed verification method

Input: function f and internal structure P

Calculate Gröbner basis GB from P
using Buchberger's algorithm

Reduce the polynomial f by GB



Each node in GF-ACG is verified independently
by the verification process

Evaluation of verification time


■ Comparison

- Proposed method using computer algebra
 - Software: Mathematica version 6.0
- Conventional method using logic simulation
 - HDL descriptions converted from GF-ACGs
 - Simulator: Verilog-XL

■ Experimental Condition

- Linux PC (Intel Xeon 3.00GHz, Memory 32GB)
- Mastrovito multiplier over $GF(2^m)$
- Extension degree (Operand length): 2-128

Verification time of $GF(2^m)$ multipliers




Outline

- Why formal design?
- Galois-Field Arithmetic Circuit Graph: GF-ACG
- Formal verification using computer algebra
- Application to AES processor design
- Conclusions

AES (Advanced Encryption Standard)

- Most popular block cipher
- Round function is described by GF arithmetic
 - Many modern ciphers are affected by AES



Functions in Round

■ SubBytes
$$s_{i,j} = \sum_{k=0}^7 c_k \cdot a_{i,j}^{-2^k} + c_8$$


■ ShiftRows
$$t_{i,j} = s_{j,i+j \bmod 4}$$

■ MixColumns
$$m_{i,j} = \sum_{k=0}^3 v_{i+k \bmod 4} \cdot t_{k,j}$$


■ AddRoundKey
$$b_{i,j} = k_{i,j} + m_{i,j}$$

■ Round
$$b_{i,j} = k_{i,j} + \sum_{k=0}^3 v_{i+k \bmod 4} \cdot \left[\sum_{l=0}^7 c_l \cdot a_{i,i+j \bmod 4}^{-2^l} + c_8 \right]$$


Application to 128-bit AES processor design




GF-ACG for AES datapath



GF-ACG for AES datapath



GF-ACG for data randomization part



Evaluation of verification time

83 variables!

Graph name	Num.	Verification time[sec]	
		Composite field	Extension field
AES datapath	1	697.15	711.67
AddInitKey	1	1.47	1.40
KeySchedule	1	0.58	0.60
Rand datapath	1	0.49	0.44
Rand sub-datapath	4	0.23	0.24
SubBytes	4	158.01	3.24
ShiftRows	4	0	0
MixColumn	4	0	0.60
AddRoundKey	4	0	0
Total	113	858.79	718.19

Composite field $GF(((2^2)^2)^2)$

Discussions

- Most time-consuming part is “AES datapath” at the highest level
 - 83 variables (16 1-byte inputs, 16 1-byte round keys, 16 1-byte outputs, 16 1-byte key outputs, 16 1-byte internal signals and 3 1-bit/1-byte control signals)
- Inversion over composite field $GF(((2^2)^2)^2)$ can be verified
 - Other structures such as Table and $GF(2^8)$ multiplier are also possible
- Complete verification of 128-bit AES datapath
 - Common loop architecture with 128-bit inputs

Future prospective

- Extension of GF-ACGs to a wider variety of GFs
 - Normal bases, Dual bases, etc.
- Hybrid verification approach with conventional DD-based approach
 - Combination of PPRM-based method and our method
- Applications to other cryptosystems
 - Public-key (e.g. ECC) and block ciphers (e.g. CLEFIA)
 - Countermeasures against physical attacks
 - AES with random masking
- Automatic generation of GF arithmetic circuits

GF(2^m) multiplier generator on the Web

- Automatic generation of GF(2^m) multipliers for any irreducible polynomial
- Generate only formally-proved HDL codes




Design specification
Irreducible polynomial

```
module SD_MULTIPLIER(P, X, Y);  
  output TC P;  
  input TC X, Y;  
  constraint begin  
    P.high = 16; P.low = 0;  
    X.high = 7; X.low = 0;  
    Y.high = 7; Y.low = 0;  
  end  
  assertion P = X * Y;  
  structure begin  
    wire SD_2_S;  
    wire SD_PP[];  
    wire SD_P;  
  constraint begin  
    S.high = 3; S.low = 0;  
    PP.high = 3; PP.low = 0;  
    for (i = 0, 3) begin  
      PP[i].high = 1*2  
    end  
    P.high = 15; P.low =  
  end  
  B00TH_ENCODE U0 (S,Y);  
  PFC  
  ACCUMULATE U2 (P,PP);  
  S2TTC U3 (P,P);  
end  
endmodule
```

Designers

Verified HDL
codes

AMG: Arithmetic Module Generator



Generation &
Verification
based on
GF-ACGs

Conclusions

- Importance of formally-proved GF arithmetic circuits is increasing as the application to security primitives increases
- Formal approach to designing GF arithmetic circuits based on GF-ACGs
 - Formal verification using computer algebra
 - Design and verification of a 128-bit AES datapath
- There are many works to do in the future
 - Research on formal method has a long history, but interest and demand for its application to cryptographic hardware have just increased

END

Thank you for your attention